Design of a Very High Speed Fuzzy Processor by VHDL Language

نویسندگان

  • Alessandro Gabrielli
  • Enzo Gandolfi
  • Massimo Masetti
چکیده

Who is dealing with hardware architecture designs probably knows that in the past years many methodologies have been proposed and developed in order to increase the design feasibility. In more detail, many Hardware Description Languages (HDL) have become widespread overall for designing digital architecture from ever and ever highest design levels. In this papers the VHDL, as particular HDL is explained in some applications. In fact we present a first release digital fuzzy [1] processor designed by means of the old Cadence Edge package from front-end schematic entry till the final layout design, in comparison to its VHDL re-design.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Very Fast VLSI Fuzzy Processor : 2 inputs 1 output

The industrial applications of fuzzy processors are increasing mainly in control and pattern recognition fields. Some of these applications require high speed that can not be obtained by standard commercial fuzzy processors. This paper describes the architecture of a very small size high speed fuzzy chip with two inputs and one output. The input sample rate of 80 ns (4 clock cycles at 50 MHz) i...

متن کامل

Very fast rate 2-input fuzzy processor for high energy physics

The paper explains the design and the realization of a small size high-speed fuzzy processor. The processor goal is to give more 3exibility to the front-end electronics for high-energy physics experiments. The chip can be applied as a general purpose data analyzer; particularly for analyzing and reducing on-line the data coming from detectors. The application of a fuzzy processor to this +eld a...

متن کامل

Short Time Decision VLSI Fuzzy Processor

This paper mainly describes the architecture of a very small size high speed fuzzy chip with two inputs and one output. In particular, an input data set rate of 80 ns is obtained by means of 4 clock pipeline cycles synchronized with a 50 MHz signal. In addition the chip architecture processes only the actives rules by a parallel-pipeline structure. The design has been done using VHDL language a...

متن کامل

Modified 32-Bit Shift-Add Multiplier Design for Low Power Application

Multiplication is a basic operation in any signal processing application. Multiplication is the most important one among the four arithmetic operations like addition, subtraction, and division. Multipliers are usually hardware intensive, and the main parameters of concern are high speed, low cost, and less VLSI area. The propagation time and power consumption in the multiplier are always high. ...

متن کامل

VHDL Modelling of Fuzzy Wavelet Based Handwritten Recognition System

The handwritten character recognition system using fuzzy wavelet is modelled using Very High Speed Hardware Description Language (VHDL). The fuzzy wavelet handwritten recognition is a system based on human perception. The time-frequency localization capabilities of wavelet transform in feature extraction enhances the accuracy of recognition at pixel level. The characteristic features of handwri...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1999